ABSTRACT
INTRODUCTION
The reasons for via minimization are to increase production yield, reduce routing area, and increase performance, etc. Unconstrained via minimization, also called topological via minimization (TVM) decides for each wire a topology used by a detailed router to minimize the number of vias on the wire [1] . On the other hand, constrained via minimization (CVM) reassigns the layers of wires to minimize the number of vias after routing [2] . Therefore, via minimization problem is also called layer assignment problem. A solution to a CVM is more useful than that to a TVM because the solution can be readily accepted as a layout for the final mask production. Most of the previous work focuses on 2-layer CVM [2] [3] [4] [5] [6] or 3-layer CVM [7, 8] and less on multi-layer CVM [9, 10] . Two-layer CVM is first investigated in [2] . The authors construct a graph model called continuation-conflict graph (CCG) from the original layout to solve the problem. The via minimization problem becomes to find out a bi-partitioning of the graph with a minimum number of continuation edges spanning over two partitions. To further simplify the problem, a CCG is transformed into a cluster graph. Subsequently, many algorithms have been proposed to solve 2-layer CVM. A polynomial time optimal algorithm is proposed in [3] . An O(n 3/2 n) optimal method is presented in [4] , where n is the number of vertices in a cluster graph. An O(n 3/2 n) optimal solution is also presented in [5] , but the graph size is only 1/5 of that in [4] . Two-layer CVM with 4-way splits is proved to be NP-hard in [11] . A linear programming model is introduced in [6] where the concept of clusters is used to simplify the model. A linear programming model based on the signed graph is proposed in [12, 13] . A directed graph model (switching graph) based on the cluster graph is presented in [14, 15] . 1 This work is supported in part by National Science Council, Taiwan, Under Grant NSC 91-2215-E-155-003
In [16] a heuristic using CCG is proposed for multi-layer CVM. Problems associated with stacked vias and multi-way splits are not considered. In [17] , a maximum-difference reduction procedure is employed to minimize the number of vias and a backtracking procedure checks whether a layer assignment would cause a stacked via problem. In [10] , the multi-layer CVM problem was transformed into a graph partitioning problem. A procedure is performed to check whether a new layer assignment is legal or not. In [9] the authors propose a graph model called extended conflict-continuation graph (ECC) to handle stacked vias. In addition to wire segment vertices, via vertices are introduced to model vias. An algorithm is proposed to extract from an ECC graph a sequence of induced subtrees, each of which can be solved by a linear time algorithm.
In this paper we present a new graph model, called conjugate conflict continuation graph (briefly called 3C graph), especially to address the stacked via problem. An integer linear programming model (ILP) (which is the first of its kind) and a simulated annealing (SA) based algorithm are developed to solve the multi-layer CVM with stacked via problem. Although the ILP model is too large to be solved efficiently, insights obtained from it are used to develop the SA algorithm. The SA algorithm in average achieves 6.4% via reduction for the layouts of ISCAS89 benchmarks obtained by Cadence Silicon Ensemble under a very restricted situation.
The rest of paper is organized as follows. Section 2 presents the 3C graph model. Section 3 formulates the ILP model. Section 4 describes the SA implementation. Section 5 presents our experimental findings. Section 6 draws some conclusions.
CONJUGATE CONFLICT CONTINUATION GRAPH
The 3C graph model developed especially to deal with the stacked via problem. Before introducing the 3C graph model, let us first introduce the stacked via problem. In Figure 1 (a), W and W are two wire segments of the same net and W is a wire segment of another net. A CCG graph that corresponds to the layout in Figure 1 (a) is given in Figure 1 However, in the corresponding layout shown in Figure 1 (d), shorts to W and even if the layout is derived from a legal layer assignment with respect to the graph. Because this problem occurs only for the use of stacked vias, it is called stacked via problem. In this paper, a wire segment is defined as a straight line between two via candidates. A via candidate can be a turn or a via in the original layout. Note that a pin in a standard cell is treated as a wire segment in our implementation. A vertex in a 3C graph represents a wire segment. A continuation edge is created between any two wire segments of the same net if the wire segments are directly connected. Clique is used to represent a multi-way split where more than two wire segments connected together. A strict-conflict edge exists between any two wire segments (ex., W and W in Figure 2 ) if they must be assigned to different layers. If two wire segments of the same net meet at a conjunction point and a wire segment (ex., W ) of a different net crosses the conjunction point as shown in Figure 2 , two conjugate-conflict edges (briefly called cc edges) are formed to represent the relations among these three wire segments. The two cc edges are said to be conjugated at the vertex that joins them. . In such an expression the conjugated vertex (ex., W ) is placed at the first position and the conjugated members (ex., W and ) follow. Several properties of a 3C graph as shown in Figure 2 can be observed:
A vertex (ex. W ) can be a conjugated vertex and a conjugated member in several cc groups. However, it can not be a conjugated vertex and also a conjugated member for the same cc group. The implication of this property is that there may exist more than one cc edge between two vertices (i.e., A 3C graph is a multi-graph) and does not exist any self-loop on a vertex.
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• ).
• Any two vertices can associate with only one type of edge.
• If the assigned layers of the conjugated members are all larger (or all smaller) than the assigned layer of the conjugated vertex, no stacked via violation is possible.
• The 3C graph can handle various kinds of physical constraints and design rules, including overlapped parallel wires on the adjacent layers, pins and wires with prefixed or not allowed layers, etc.
Although there are a lot of cc edges in the example shown in Figure 2 , in reality cc edges take about 20% of the edges for the ISCAS89 benchmarks. With a 3C graph model, a multi-layer CVM problem can be transformed into a multi-way graph partitioning problem, whereas this can not be done for an ECC graph proposed in [9] . Figure 2 . The 3C graph model, (a) a layout, (b) the 3C graph corresponding to (a)
ILP FORMULATION
The following notation are given to facilitate our discussion:
The ith wire segment of net m.
xmi : The layer assigned to W , a n dL is the number of routing layers. In general, such a constraint should be created for each pair of conjugated members in a cc group with more than three vertices.
For a maximum clique CT s m ∈ as shown in Figure 3 , the number of vias incurred by this clique is 
where b is a 0 or 1 integer variable. Note that the number of vias for a clique of any size is counted only once in the objective function. The above formulation can be easily adapted for the non-stacked via process by limiting two connected wire segments being assigned to adjacent layers or the same layer. The above ILP model is too complicate to be solved by ILOG Cplex or LINGO. In the next section we will present a heuristic for this problem. 
SIMULATED ANNEALING IMPLEMENTATION
The via optimization problem can be solved by performing a multi-way graph partitioning as done in [10] . Our approach differs from that proposed in [10] in various aspects. One particular aspect is that a 3C graph is used to ease the checking of stacked via violations. As it can be observed from the linear programming model, a cc group is free from a stacked via violation if layer assignment of the vertices in the cc group satisfies the condition listed in (2) . A data structure is created to facilitate the checking of the condition. 
where , and are a conjugated member, conjugated vertex, and the layer assignment of W , respectively. The cc group is free from a stacked via violations if , where q is the number of conjugated members in the cc group. We then would like to minimize the following cost function:
where is the total number of vias, is the total number of conflict or cc edges not being cut, and is the total number of violated cc groups. and are given with large values to prevent the violations on conflict edges and cc edges from happening, whereas can be simply set to 1 to minimize the number of vias during optimization. Certainly, a strictconflict (or cc) edge and a continuation edge can have weights to be included in the cost function, but we find this does not have much advantage.
A legal layer assignment that corresponds to a legal layout can be easily identified based on the following corollary.
Corollary 1:
A legal layer assignment will result in a legal layout if and only if and
The proof is quite straightforward.
indicates that the layer assignment will not have any conflict edge violation and indicates that the layer assignment will not have any conjugate-conflict violation.
Low temperature annealing with a typical cooling schedule is employed to reduce the probability of accepting an illegal solution. We find that if there are too many violations on strictconflict or cc edges, it is very difficult for the SA program to obtain a feasible solution, especially for large circuits. We also find that pair-wise exchange neighborhood is better than a single-move neighborhood.
EXPERIMENTAL RESULTS
The ISCAS89 benchmarks are laid out by Cadence Silicon Ensemble. A 0.35um cell library with 4 metal layers is used in our experiments. The inputs to the program consist of four files, one file containing 3C graph, one fixed-layer file, one notallowed file, and one initial layer file. The 3C graph is constructed using the circuit layout. Cell pins, power routing, clock routing, etc. designated as non-movable wires are specified in the fixed-layer file. The layers not available to some wires due to conflicting against obstacles (including the metal wires used in a standard cell) or fixed-layer wires are contained in the notallowed file. The initial layer file which serves as an initial solution to our SA implementation contains the layer assignment for the wires in the original layout. Table 1 shows the effectiveness of the SA algorithm. The second column gives the number of wire segments in a circuit. The third gives the number of edges in a 3C graph. As one can see that the number of edges is about two to three times the number of vertices. Compared to ECC graphs proposed in [9] , 3C graphs have smaller vertices/vias and edges/vertices ratios. The fourth column gives the number of vias in the original layout. The way to compute the number of vias is presented in our ILP formulation. The fifth gives the percentage of via reduction. The reduction ranges from 4.6% to 8.4 % with an average of 6.4%. The last column gives the CPU time on a SUN Blade 150 with 1 Gbyte memory.
Compared to some of the previous work, our approach seems not that effective. In order to see what happens, we have performed the following experiments. First, if we remove the constraints specified in the not-allowed file, a 29% to 42% via reduction can be easily obtained. If we also remove the constraints specified the fixed layer file, a 64% to 86% via reduction is observed. However, removing any constraint would result in an illegal layout. If we increase the die size or the number of available routing layers from four to five for each circuit without relaxing any constraint, we see almost no noticeable changes in reduction percentage. Thus, it is practically to see only 6.4% via reduction with respect to the layouts obtained by a commercial tool. 
